[Back to Opetus - Teaching] 

TIE-50206 Logic Synthesis

2017-2018 Periods 2-3, 5 cr.


Periods 2+3: First lecture Tue 24.10.2017
  • Tue 10-12 TB219
  • Thu 14-16 TB219 (4 times, 26.10, 2.11, 9.11, 16.11)

Lecturer Arto Perttula (@tut.fi)

The course descriptions in the study guide.
Note! All useful material is on these web pages instead of POP!

This course teaches the basic principles of digital design with hardware description langauge,. VHDL in our case. After completing the course, students can implement digital system according to given requirements..

[Back to previous]


  • Arto Perttula (arto.perttula@tut.fi)
  • Joonas Multanen (joonas.multanen@tut.fi)
This course emphasizes practical hands-on training. You can earn up to 6 points to the exam, hence the maximum points are 30+6=36 pt.

Periods 2+3; Starting from the first week in computer classTC219
  • Mon 14-16 (Joonas)
  • Tue 12-14 (Arto)
  • Wed 16-18 (Joonas)

Course requirements

  • Final exam or 2 midterm exams (max. 30pt)
  • Passed exercises, 0-6 points
  • During the final examination, you can do only the full exam or the 2nd midterm exam, not both.
    • Student have one A4 sheet of paper for personal notes ('lunttilappu' in Finnish) in all exams. It is of course, optional and there are no restrictions how to prepare it (computer, hand-written...). It is not collected or rated.
    • 1st midterm exam results 2017-01-10

Reading material

Last modified: